Tannera-Logo-negative-360x53pxTannera-Logo-negative-360x53pxTannera-logo-horizontal-negative-240x35pxTannera-logo-horizontal-negative-240x35px
  • Home
  • Products
    • 5G RAN Solutions
      • E2E Cloud-native Private 5G RAN
      • Server-grade L1
      • Embedded L1
    • RAN Acceleration
      • 5G RAN FEC Acceleration IP
      • OFDM Acceleration IP
    • FEC & DSP IP cores
      • 5G NR FEC IP cores
        • 5G NR LDPC Decoder IP Core
        • 5G NR LDPC Encoder IP Core
      • DVB-S2(X) FEC IP cores
        • DVB-S2(X) Decoder IP Core
        • DVB-S2(X) Encoder IP Core
      • Ancillary L1 IP Cores
  • Services
  • Licensing
  • News
  • About Us
  • Careers
  • Contact
✕
parallax background

Careers

Click below for further details on available positions:

FPGA Design Engineer

We are looking for FPGA Design Engineers across multiple seniority levels to join our PHY development team. The qualified candidate will be responsible for designing, implementing, optimizing, and integrating high-throughput 5G NR signal processing blocks and system architectures on state-of-the-art FPGA platforms.
SEND YOUR CV TO careers@tannera.io
  • Home
  • Products
    • 5G RAN Solutions
      • E2E Cloud-native Private 5G RAN
      • Server-grade L1
      • Embedded L1
    • RAN Acceleration
      • 5G RAN FEC Acceleration IP
      • OFDM Acceleration IP
    • FEC & DSP IP cores
      • 5G NR FEC IP cores
        • 5G NR LDPC Decoder IP Core
        • 5G NR LDPC Encoder IP Core
      • DVB-S2(X) FEC IP cores
        • DVB-S2(X) Decoder IP Core
        • DVB-S2(X) Encoder IP Core
      • Ancillary L1 IP Cores
  • Services
  • Licensing
  • News
  • About Us
  • Careers
  • Contact
© 2018-2024 Tannera LLC. All Rights Reserved.